

MODULE, SYSTEM AND METHOD FOR TESTING A PHASE LOCKED LOOP**Field of the Invention**

5

This invention relates to the testing of phase locked loops, and particularly but not exclusively to such testing of phase locked loops in devices such as network communication systems, wireless subscriber units,
10 wireless infrastructure and the like.

Background of the Invention

15 Phase Locked Loops (PLLs), are used in a high proportion of current electronic devices, including mobile telephones and other communication equipment. In such devices there is an increasing move for reliability, cost and performance reasons to replace analogue components
20 wherever possible with digital equivalent circuitry.

It is important that any phase 'jitter', (i.e. a spurious phase discrepancy) occurring in PLLs is identified and compensated for.

25

In the field of this invention it is known to perform only a frequency count of a PLL, and to perform a "pass/fail" test for only phase jitter, the output of the PLL not being calibrated internally.

30

- 2 -

However, this approach has the disadvantages that at least one analogue part is required. Furthermore, no cycle-to-cycle jitter measurement is performed, and there is no calibration mechanism that allows the determination
5 of the jitter value.

A need therefore exists for a module, system and method for testing a PLL wherein the abovementioned disadvantages may be alleviated.

10

Statement of Invention

In accordance with a first aspect of the invention there
15 is provided a module as claimed in claim 1.

In accordance with a second aspect of the invention there is provided a system as claimed in claim 2.

20 In accordance with a third aspect of the invention there is provided a method as claimed in claim 10.

Preferably the phase detection arrangement comprises a reference clock path having a first delay arrangement and
25 a first latch arrangement coupled to receive a reference clock signal from the phase locked loop circuit, also a feedback clock path having second delay arrangement and second latch arrangement coupled to receive a feedback clock signal from the phase locked loop circuit, wherein
30 the first latch arrangement is latched by the feedback

- 3 -

clock signal and the second latch arrangement is latched by the reference clock signal.

The first and the second delay arrangements each
5 preferably comprise a series of delay blocks, each delay block being formed by four inverters. Preferably the arrangement for performing calibration and jitter measurements includes a multiplexer arranged to receive the reference clock signal and a doubled reference clock
10 signal from the phase locked loop circuit.

Preferably the arrangement for performing calibration and jitter measurements includes a series of delay blocks arranged as a ring circuit, each of the delay blocks
15 providing a delayed output to a decoder. Each of the delay blocks is preferably formed by four inverters.

The analogue test arrangement preferably comprises: a test controller arranged to perform testing of the at
20 least one analogue element; a first digital-to-analogue converter coupled to the test controller and arranged for providing a first analogue output; and a second digital-to-analogue converter coupled to the test controller and arranged for providing a second analogue output, wherein
25 the first and second analogue outputs are used in combination to test the at least one analogue element. Preferably the first analogue output is substantially constant.

30 In this way a module, system and method for testing a phase locked loop are provided in which cycle-to-cycle

and phase jitter measurements may be made. A calibration mechanism is provided allowing a process evaluation to be made and which allows the jitter data to be provided in a few seconds. The fully digital design facilitates easy
5 manufacture and readily retargeting of the module to diverse applications and processes.

Brief Description of the Drawings

10

One module for performing comprehensive testing and characterization of a PLL incorporating the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

15

FIG. 1 shows a block-schematic diagram of a built-in self-test (BIST) module;

20

FIG. 2 shows a block-schematic diagram of the phase detector and evaluator unit of the BIST module of FIG. 1;

25

FIG. 3 shows a block-schematic diagram of the calibration and period jitter measurement unit of the BIST module of FIG. 1; and

30

FIG. 4 shows a block-schematic diagram of the PLL analogue part test controller unit of the BIST module of FIG. 1.

Description of Preferred Embodiment

Referring to FIG. 1 of the drawings, there is shown a Built-In Self-Test (BIST) module 5 of a PLL circuit, which may be 'built-in' (i.e. embedded in) an integrated circuit having other modules or components. The module 5 is entirely fabricated as a digital design, and is 'self-test' because it includes embedded test units to be described below.

10

The module 5 comprises a phase detector/evaluator 10, a PLL analogue part control unit 20, an frequency measurement unit 30 and a calibration and period jitter measurement unit 40. The BIST 5 is arranged to receive a PLL reference clock signal 15, a PLL feedback clock signal 25 and a number of BIST control signals 35. Each element of the BIST 5 is coupled to an interface 50 from which output signals 60 are provided.

20 The DPLL BIST communicates with the DPLL module and includes the interface that should be defined by each project for dumping its data out. There are at least two interface possibilities: forwarding data to the IOs and storing it in an internal memory. In the first case the data will be processed by the tester and due to IO speed limitation only each "n" data will be stored. In the second case more data may be stored and an internal core will process it and generate the pass/fail signal indicating the test results.

30

- 6 -

Referring now also to FIG. 2 there is shown the phase detector/evaluator unit 10 of FIG. 1 in greater detail, depicted as high-resolution phase detector/evaluator unit 100.

5

The phase detector/evaluator unit 100 of FIG. 2 includes a reference clock path 110 coupled to receive the PLL reference clock signal 115 (signal 15 of FIG. 1) and a feedback clock path 120 coupled to receive a PLL feedback
10 clock signal 125 (signal 25) of FIG. 1.

The reference clock path 110 includes a series of latches 130 and a series of delay blocks 140. Each of the series of latches 130 is latched by the PLL feedback clock
15 signal 125.

A first latch 131 of the series of latches 130 is coupled via a first delay block 141 of the series of delay blocks 140 to the PLL reference clock signal 115. A second latch
20 132 is coupled via the first delay block 141 and a second delay block 142 (in series with the first delay block 141) to the PLL reference clock signal 115. Similarly a third latch 133 is coupled via the first delay block 141, the second delay block 142 and a third delay block
25 143(all in series) to the PLL reference clock signal 115.

The feedback clock path 120 includes a series of latches 150 and a series of delay blocks 160. Each of the series of latches 150 is latched by the PLL reference clock
30 signal 115.

- 7 -

A first latch 151 of the series of latches 150 is coupled via a first delay block 161 of the series of delay blocks 160 to the PLL feedback clock signal 125. A second latch 152 is coupled via the first delay block 161 and a second
5 delay block 162 (in series with the first delay block 161) to the PLL feedback clock signal 125. Similarly a third latch 153 is coupled via the first delay block 161, the second delay block 162 and a third delay block 163 (all in series) to the PLL feedback clock signal 125.

10

Each delay block of the series of delay blocks 140 and the series of delay blocks 160 has the resolution of a delay of 4 inverters from a standard cells library (about 200ps at 0.18 μ m process, although this is easily
15 alterable).

Latched outputs from the series of latches 140 and series of latches 160 are fed to a decoder 170, which decodes the latched outputs to provide a phase jitter output
20 signal to a 32-bit bus (not shown). The phase jitter output signal indicates the skew between the PLL reference clock and the PLL feedback clock. This information is provided in conjunction with the frequency of PLL reference clock and may be used outside the chip
25 in a tester program or even accumulated and processed inside the chip if an Arithmetic Logic Unit (ALU) is provided on-board.

Referring now also to FIG. 3, there is shown the
30 calibration and period jitter measurement unit 40 FIG. 1

in greater detail, depicted as high-resolution calibration and period jitter measurement Unit 200. Phase jitter is a magnitude of clock phase fluctuations relative to an ideal clock phase (the reference clock in the case of the BIST). Frequency jitter is defined as a
5 magnitude of clock period fluctuations relative to an ideal clock period. Cycle to cycle jitter is the difference between two consecutive cycles of the clock signal.

10

The unit 200 of FIG. 3 includes a MUX block 210 coupled to receive the PLL reference clock signal 215 (signal 15 of FIG. 1) and a PLL double clock signal 225.

15 A first output of the MUX block 210 provides a calibration/frequency jitter measurement 235. A second output of the MUX block 210 is coupled to a counter 220 and a decoder 230 respectively.

20 The counter 220 is also coupled to receive a delay signal from a series of delay blocks 240 arranged in a ring configuration. A first delay block 241 of the series of delay blocks 240 is also coupled to receive this delay signal via a feedback loop 245 for providing a first
25 delayed signal to the decoder 230. A second delay block 242 is also coupled to receive the first delayed signal from the first delay block 241 for providing a second delayed signal to the decoder 230. Similarly a third delay block 243 is also coupled to receive the second
30 delayed signal from the second delay block 242 for providing a third delayed signal to the decoder 230.

The ring contains 15 delay blocks (of which three are shown) each of which is formed by inverters from a standard cells library. The counter 220 counts the number of complete ring cycles and the decoder 230 detects the sub ring cycle delay. The resolution is about 50ps at 0.15u process and the data is provided in conjunction with the frequency of the PLL feedback clock, and may be used outside the chip in the tester program or even accumulated and processed inside the chip if an ALU is present.

In this way the same hardware is used for calibration (the first part of test) and Cycle-to-Cycle Jitter measurement by multiplexing the PLL reference clock or PLL double clock at the block input.

Referring now also to FIG. 4 there is shown the PLL Analogue Part Control unit of FIG. 1 in greater detail, depicted as PLL Analogue Part Test Control unit 300.

The PLL analogue Part Test Control unit 300 includes a digital phase detector 310 coupled to receive a PLL reference clock signal 415 (signal 15 of FIG. 1) and a pre-scaler input signal to be further described below.

The digital phase detector 310 is coupled to provide phase detection signals to a first MUX block 320 and to a second MUX block 380.

A PLL analogue part test controller 370 is coupled to receive the PLL reference clock signal 415, and provides output signals to the first and second MUX blocks 320 and 280 respectively.

5

The first MUX block 320 provides a multiplex signal to a Digital-to-Analogue Converter (DAC) 330, where this signal is converted to an analogue signal. The analogue signal is filtered by a filter and Voltage Controlled
10 Oscillator (VCO) circuit 340, and divided by a divider circuit 350 before being scaled by a pre-scaler circuit 360 where it becomes the pre-scaler input signal which is fed to the digital phase detector 310.

15 A current source 390 provides a current signal to a pre-calibration DAC 400 and to the DAC 330. The pre-calibration DAC 400 is also coupled to receive a multiplex signal from the second MUX block 380 and is arranged to provide an analogue signal to the filter and
20 VCO circuit 340

The first MUX block 320, the test controller 370 and the second MUX block 380 are elements of the new BIST, whereas the DACs 330 and 400 are typically part of a
25 standard PLL circuit, in test mode these DACs 330 and 400 are controlled by the BIST and in normal mode they are controlled by the PLL.

In operation, the pre-calibration DAC 400 output remains
30 constant and the DAC 330 output increases in the first part of the test, and the range keeps constant and the

- 11 -

sub-range increases in a cyclic manner in the second part of the test. The output frequency is measured using the frequency measurement unit 30 of FIG 1 and a monotonic increase is expected from a PLL with no errors.

5

It will be understood that the module and system for comprehensive testing and characterization of a phase locked loop described above provide the following advantages:

- 10 The fully digital design facilitates easy manufacture and readily retargeting of the module to diverse applications and processes.

Cycle-to-cycle and phase jitter measurements may be made. A calibration mechanism is provided allowing a process
15 evaluation to be made providing the possibility to get the jitter data in a few seconds.

It will be understood by a person skilled in the art that alternative embodiments to those described above are
20 possible. For example, the precise number of delay blocks and latches may differ from that described above.